Navigation

  • index
  • next |
  • previous |
  • The Linux Kernel documentation »
  • CPU Architectures »
  • PA-RISC Architecture

PA-RISC Architecture¶

  • PA-RISC Debugging
    • 1. Absolute addresses
    • 2. HPMCs
    • 3. Q bit fun
  • Register Usage for Linux/PA-RISC
    • General Registers as specified by ABI
  • Feature status on parisc architecture

Quick search

Table of Contents

  • PA-RISC Architecture

This Page

  • Show Source
«

Navigation

  • index
  • next |
  • previous |
  • The Linux Kernel documentation »
  • CPU Architectures »
  • PA-RISC Architecture
© Copyright The kernel development community. Created using Sphinx 6.1.3.